VHDL implementation of transceiver, job parser and hardware accelerator modules

subDesTagesMitExtraKaese 7dad3517dd added sources 5 rokov pred
ip_repo_sources 7dad3517dd added sources 5 rokov pred
sources 7dad3517dd added sources 5 rokov pred
vivado-git @ 6fdeefa9c3 25f53b2c2a added vivado-git 5 rokov pred
.gitignore 25f53b2c2a added vivado-git 5 rokov pred
.gitmodules 2c5882b1f0 init 5 rokov pred
README.md 2c5882b1f0 init 5 rokov pred
RepoVivadoVersion 2c5882b1f0 init 5 rokov pred
checkin.pl 2c5882b1f0 init 5 rokov pred
checkout.pl 2c5882b1f0 init 5 rokov pred
condor_build.pl 2c5882b1f0 init 5 rokov pred
projects.list 7dad3517dd added sources 5 rokov pred

README.md

modules-vhdl-ip

VHDL implementation of job parser and hardware accelerator modules