VHDL implementation of transceiver, job parser and hardware accelerator modules

subDesTagesMitExtraKaese 2addef71e5 test il y a 5 ans
ip_repo_sources b375af81d0 changed src paths il y a 5 ans
sources 2addef71e5 test il y a 5 ans
vivado-git @ 6fdeefa9c3 25f53b2c2a added vivado-git il y a 5 ans
.gitignore 0d85585f08 removed old project il y a 5 ans
.gitmodules 2c5882b1f0 init il y a 5 ans
README.md 2c5882b1f0 init il y a 5 ans
RepoVivadoVersion 2c5882b1f0 init il y a 5 ans
checkin.pl b375af81d0 changed src paths il y a 5 ans
checkout.pl b375af81d0 changed src paths il y a 5 ans
condor_build.pl b375af81d0 changed src paths il y a 5 ans
min_area_pfile.tmp 2addef71e5 test il y a 5 ans
projects.list 0d85585f08 removed old project il y a 5 ans

README.md

modules-vhdl-ip

VHDL implementation of job parser and hardware accelerator modules