VHDL implementation of transceiver, job parser and hardware accelerator modules

subDesTagesMitExtraKaese 25f53b2c2a added vivado-git 5 years ago
sources 2c5882b1f0 init 5 years ago
vivado-git @ 6fdeefa9c3 25f53b2c2a added vivado-git 5 years ago
.gitignore 25f53b2c2a added vivado-git 5 years ago
.gitmodules 2c5882b1f0 init 5 years ago
README.md 2c5882b1f0 init 5 years ago
RepoVivadoVersion 2c5882b1f0 init 5 years ago
checkin.pl 2c5882b1f0 init 5 years ago
checkout.pl 2c5882b1f0 init 5 years ago
condor_build.pl 2c5882b1f0 init 5 years ago
projects.list 2c5882b1f0 init 5 years ago

README.md

modules-vhdl-ip

VHDL implementation of job parser and hardware accelerator modules