vhdl-modules/ip_repo_sources/7segment/component.xml

<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>segment</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>segment</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3ba0b575</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>segment</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7ad6a897</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>num1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="16">0x00E2</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>num2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="16">0x00E2</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>anodes</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">7</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cathodes</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">7</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/segment.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/segment.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7ad6a897</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/segment.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/segment_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>segment_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">segment_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>segment_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-06-27T22:30:48Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@749e80d8_ARCHIVE_LOCATION">z:/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d5a2e26_ARCHIVE_LOCATION">z:/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@615029f0_ARCHIVE_LOCATION">z:/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c465cf6_ARCHIVE_LOCATION">z:/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da5ca59_ARCHIVE_LOCATION">z:/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d7574a_ARCHIVE_LOCATION">z:/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63bf7914_ARCHIVE_LOCATION">z:/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc16fb0_ARCHIVE_LOCATION">z:/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d9b7294_ARCHIVE_LOCATION">z:/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a1723ac_ARCHIVE_LOCATION">z:/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d20d57f_ARCHIVE_LOCATION">z:/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629b5dff_ARCHIVE_LOCATION">z:/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79beb46b_ARCHIVE_LOCATION">z:/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489b6fd8_ARCHIVE_LOCATION">z:/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3074f5bc_ARCHIVE_LOCATION">z:/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71800c02_ARCHIVE_LOCATION">z:/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a569bc_ARCHIVE_LOCATION">c:/Users/johan/mlfpga/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ae251d_ARCHIVE_LOCATION">c:/Users/johan/mlfpga/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f41d065_ARCHIVE_LOCATION">c:/Users/johan/mlfpga/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28681b2d_ARCHIVE_LOCATION">c:/Users/johan/mlfpga/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d3564c5_ARCHIVE_LOCATION">c:/Users/johan/mlfpga/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8bfd351_ARCHIVE_LOCATION">c:/Users/johan/mlfpga/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c402823_ARCHIVE_LOCATION">c:/Users/johan/mlfpga/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d7dc8ac_ARCHIVE_LOCATION">c:/Users/johan/mlfpga/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ba251e4_ARCHIVE_LOCATION">c:/Users/johan/mlfpga/ip_repo/7segment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d55046_ARCHIVE_LOCATION">c:/Users/johan/mlfpga/ip_repo/7segment</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a88d4390"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="d53f92ad"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="6842c7da"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9f959d71"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>