-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
-- Date        : Thu May 28 20:45:58 2020
-- Host        : DESKTOP-L9P0FU6 running 64-bit Ubuntu 18.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/windows/repos/vhdl-modules/src/bd/design_1/ip/design_1_c_counter_binary_0_1/design_1_c_counter_binary_0_1_sim_netlist.vhdl
-- Design      : design_1_c_counter_binary_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
BnodqyFl3Jbpp2KgMyJuM2OCn2YGP5F2npuvYqlGXHDr8HrGajiFtP2B0FmojgyGA1opckWm0pFk
Sgov35jO4Q==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
fF53X+IZ4lYG1k2atmCt7+4+pDiHZhx05zMzyvHAO6WJRF25pevNJc9Eo4ozuy0PRr8NHY8MDqyo
C8gPnutWqb6Auzp7Kvy9EZnVnmu36ceptW6463FM9Jgq0LCEtVNtI2xbqd72UdYtsvWmXhFHxcuJ
CykLvw5LTz7pfVjPdfc=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pqfkmBE1VLyI90TMQ632dYOafqVwGNxO7obezGgCAa2MsN4JgXptLMwxR28EjgPxWLTH+11rDnmR
rMN5ApLbO7z5vgxw8yIW5jvVzvzShCtHi24+FontT+2IJMtuZN6dq9vrZ8qjCo9uX3S038oDuUpc
HhLCq6XWrAnT9BgtPAYh3TkQEODM3d22sg8MFnhYNetbpz3sdlVgDOHCgEOOW/rK8Gzba+ZqhQMc
tHvpoyQPgaeWJjrEiTQO+hOvWJqEjEkkqcMthMjxqnu2tR2rCL2O/3DObpL8RSUVQyekDGvA3p92
HVmxH7Yxqt2qY0+JAwj5+pZCxOYUscEgmVJBsg==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
hdLJlDvMWBMFhcm34e17WvdE6Fvr5iVwqmSV472vyX8fBVhUCF11F/WqYeHMMhImgzihtZRu3dY6
30ZMnV/A/hBBfLfWF/EAWhvsk6DdddqxhrfMP0ytvK8Lbw/iWf0EmEQS9FWT0BA0beTqvjzan9XS
8rVo8B9ft9Bdk/Y98FlNML0rD3Qd1rR79w9gNTMof3nSVSKfDWcGH6pYmnVO+IFLU5pizxJCPPKt
StOeWjb6UQ7Cljp56cXgdX0FTNrLeEkEsIcXA9jvKeUoY0/9xEz/7j/VXLpLnc0VpEqn7XJwZvLX
7Pw3W5MTW7w/oR4QVHlxKu0+I6DGgn+vI+YFvA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
vwR11XBXNoXXRZrk1qoqgWGQJjd4RMSAKh2Wu7NLlUErPEvrlv557zVUd/blhhL/6TK8vFt+wR8r
UIFb7sydRYOxq+I2Ru07npwIZsnpbhOaEZBmgLWAkmANDZQS8MGQSWXFf3UsKQhsnpOMGU3wUF6e
Z2SA6OMe2fTtHOJYXoGax4teu/Q8Qi5NS7cAoQVLuWZkP6ZNu5pQjTQDqhBz7LiXu2HghBGRsdNo
Y+cSw6ZgNyL8qswmpS/0/qI3zhtsC0vXytJw3Uz1Cz7AMj/xrk1wcHq8n6gp7sfJ5AhM8KJa2+BR
L3IYh/Jy0d854jYSF3LC9LvvgFfqBV07rKm5yw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
kY59hDfRjDFMT+S9blS7LjNpEVZoTf2MVOpjm9NxSxBL6su1G47llonz+N1BxkHdpinNbuGaFw5n
IkTRqmxSB/TM+VHDcS3XKhqjkI4/R7VBX8TcvzJ71Rc4slnsVcbr3OwKRNx41f73IUgGcofU79fa
yhbMPQfsgZ044+/fOyc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fczWmPU2/9l5BVashWvpYijZACkjqZoirngpfBUA8cmVm08bwu+NScJTnAPlLYsUIwBFEgHfnQre
3no0D4oNW3WGDieB8z3zZdytFJPsqaq7/5Xy/FqnE/YD77wAUiiJQfleM/4ZpOtgZwnPcWoGL2W0
M2ZrVnmAUbCegoTbL9GY+js4WtfKL+hIufIYVWnxWSfvGhXNNJgX+2LrwD89m590y7Qwu0b6hTs7
C3hMSPPrU8yQIHHPeAdvXkLHVIsLq+Q96TXfWhUArKCgYuZTvovLWfxt2x4jshD23FlLEpheeqcq
RAoNdz23cUvKUCLIKnBFWXNSfVrXanXc9IrIGA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MDPhQ+wyI/9BvtyoQzr0wwmm7MdeOLuqe9cNdb1pbDd5cFUyysS8sch/cAV+cz0XFWyIInU/1cJO
RJM7cdhwJxM9937uUPfyK0pMqUGQWfV5XPLJMAUJSQCUuzjBLfJoSkcf3fzmZIDonATtBG9vyg58
a/BIczHRW8SW/P3Qh81zMAttEe54oHX8wHqzYZHkYmr825rBqCHlorzsbPsY7s55cYEwRmPjsDEA
386tsmhLWhh/jCuAlOvn1/vP9yZh6Gv69JKvGk7xP5YcWSauJiCw9ieiPQ5rAVSuFtalIDPKoKFC
q0ZfY1hVJ/FxofRdWsr3wNrUNQLEZcClLyTIMg==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jixGjHCBnKb5o9ujwSlNkQ1frrK7VBxMUTtwVnPXywfJAJt5e8cHj7VywouXDRgc8IwoovVP/rIi
5p9mlMKDjqR7vOWkDN3c2eIWfhBKyWLzgBLDS5fdYtyWVNDP+XowgIzEVf9Vk/KLM8bmHnogU6zX
nLcedw3AqVBdppFFIseBqmB0uoBpULr9CHpr2qP/pe6jMRy+la3zagKMjjiLz0OtpMTN8qLCyrpo
AEe5hYxfEQt3zioffgmW+Jkp/e1PiiQG7jX9T5zytSFY4zcyAPCBsbepSjy3PKTaZoAr47zw+BS6
Y+uvB5EjoPNn++GXsiaXikax6i/vQeMm70fqIg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 30528)
`protect data_block
[encoded data, 41195 characters]
2w8ZHUTmvBX15h5NpnCUBcebcBsCSqDEphuD9JalPp1x
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    SSET : in STD_LOGIC;
    SINIT : in STD_LOGIC;
    UP : in STD_LOGIC;
    LOAD : in STD_LOGIC;
    L : in STD_LOGIC_VECTOR ( 15 downto 0 );
    THRESH0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is "0";
  attribute C_CE_OVERRIDES_SYNC : integer;
  attribute C_CE_OVERRIDES_SYNC of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is 0;
  attribute C_COUNT_BY : string;
  attribute C_COUNT_BY of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is "1";
  attribute C_COUNT_MODE : integer;
  attribute C_COUNT_MODE of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is 0;
  attribute C_COUNT_TO : string;
  attribute C_COUNT_TO of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is "10011100001111";
  attribute C_FB_LATENCY : integer;
  attribute C_FB_LATENCY of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is 2;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is 1;
  attribute C_HAS_LOAD : integer;
  attribute C_HAS_LOAD of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is 0;
  attribute C_HAS_THRESH0 : integer;
  attribute C_HAS_THRESH0 of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is 1;
  attribute C_LOAD_LOW : integer;
  attribute C_LOAD_LOW of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is 0;
  attribute C_RESTRICT_COUNT : integer;
  attribute C_RESTRICT_COUNT of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is 1;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is "0";
  attribute C_THRESH0_VALUE : string;
  attribute C_THRESH0_VALUE of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is "1";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is "c_counter_binary_v12_0_12";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 : entity is "yes";
end design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12;

architecture STRUCTURE of design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12 is
  signal \<const1>\ : STD_LOGIC;
  signal NLW_i_synth_THRESH0_UNCONNECTED : STD_LOGIC;
  attribute C_AINIT_VAL of i_synth : label is "0";
  attribute C_CE_OVERRIDES_SYNC of i_synth : label is 0;
  attribute C_COUNT_BY of i_synth : label is "1";
  attribute C_COUNT_MODE of i_synth : label is 0;
  attribute C_COUNT_TO of i_synth : label is "10011100001111";
  attribute C_FB_LATENCY of i_synth : label is 2;
  attribute C_HAS_CE of i_synth : label is 1;
  attribute C_HAS_LOAD of i_synth : label is 0;
  attribute C_HAS_SCLR of i_synth : label is 1;
  attribute C_HAS_SINIT of i_synth : label is 0;
  attribute C_HAS_SSET of i_synth : label is 0;
  attribute C_HAS_THRESH0 of i_synth : label is 0;
  attribute C_IMPLEMENTATION of i_synth : label is 0;
  attribute C_LATENCY of i_synth : label is 1;
  attribute C_LOAD_LOW of i_synth : label is 0;
  attribute C_RESTRICT_COUNT of i_synth : label is 1;
  attribute C_SCLR_OVERRIDES_SSET of i_synth : label is 1;
  attribute C_SINIT_VAL of i_synth : label is "0";
  attribute C_THRESH0_VALUE of i_synth : label is "1";
  attribute C_VERBOSITY of i_synth : label is 0;
  attribute C_WIDTH of i_synth : label is 16;
  attribute C_XDEVICEFAMILY of i_synth : label is "artix7";
  attribute downgradeipidentifiedwarnings of i_synth : label is "yes";
begin
  THRESH0 <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
i_synth: entity work.design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12_viv
     port map (
      CE => CE,
      CLK => CLK,
      L(15 downto 0) => B"0000000000000000",
      LOAD => '0',
      Q(15 downto 0) => Q(15 downto 0),
      SCLR => SCLR,
      SINIT => '0',
      SSET => '0',
      THRESH0 => NLW_i_synth_THRESH0_UNCONNECTED,
      UP => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_c_counter_binary_0_1 is
  port (
    CLK : in STD_LOGIC;
    CE : in STD_LOGIC;
    SCLR : in STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_c_counter_binary_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_c_counter_binary_0_1 : entity is "design_1_c_counter_binary_0_1,c_counter_binary_v12_0_12,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_c_counter_binary_0_1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of design_1_c_counter_binary_0_1 : entity is "c_counter_binary_v12_0_12,Vivado 2018.3";
end design_1_c_counter_binary_0_1;

architecture STRUCTURE of design_1_c_counter_binary_0_1 is
  signal NLW_U0_THRESH0_UNCONNECTED : STD_LOGIC;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of U0 : label is "0";
  attribute C_CE_OVERRIDES_SYNC : integer;
  attribute C_CE_OVERRIDES_SYNC of U0 : label is 0;
  attribute C_COUNT_BY : string;
  attribute C_COUNT_BY of U0 : label is "1";
  attribute C_COUNT_MODE : integer;
  attribute C_COUNT_MODE of U0 : label is 0;
  attribute C_COUNT_TO : string;
  attribute C_COUNT_TO of U0 : label is "10011100001111";
  attribute C_FB_LATENCY : integer;
  attribute C_FB_LATENCY of U0 : label is 2;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of U0 : label is 1;
  attribute C_HAS_LOAD : integer;
  attribute C_HAS_LOAD of U0 : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of U0 : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of U0 : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of U0 : label is 0;
  attribute C_HAS_THRESH0 : integer;
  attribute C_HAS_THRESH0 of U0 : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of U0 : label is 0;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of U0 : label is 1;
  attribute C_LOAD_LOW : integer;
  attribute C_LOAD_LOW of U0 : label is 0;
  attribute C_RESTRICT_COUNT : integer;
  attribute C_RESTRICT_COUNT of U0 : label is 1;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of U0 : label is 1;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of U0 : label is "0";
  attribute C_THRESH0_VALUE : string;
  attribute C_THRESH0_VALUE of U0 : label is "1";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of U0 : label is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of CE : signal is "xilinx.com:signal:clockenable:1.0 ce_intf CE";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of CE : signal is "XIL_INTERFACENAME ce_intf, POLARITY ACTIVE_LOW";
  attribute x_interface_info of CLK : signal is "xilinx.com:signal:clock:1.0 clk_intf CLK";
  attribute x_interface_parameter of CLK : signal is "XIL_INTERFACENAME clk_intf, ASSOCIATED_BUSIF q_intf:thresh0_intf:l_intf:load_intf:up_intf:sinit_intf:sset_intf, ASSOCIATED_RESET SCLR, ASSOCIATED_CLKEN CE, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_clk_100MHz, INSERT_VIP 0";
  attribute x_interface_info of SCLR : signal is "xilinx.com:signal:reset:1.0 sclr_intf RST";
  attribute x_interface_parameter of SCLR : signal is "XIL_INTERFACENAME sclr_intf, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute x_interface_info of Q : signal is "xilinx.com:signal:data:1.0 q_intf DATA";
  attribute x_interface_parameter of Q : signal is "XIL_INTERFACENAME q_intf, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {DATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data} bitwidth {attribs {resolve_type generated dependency bitwidth format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} DATA_WIDTH 16}";
begin
U0: entity work.design_1_c_counter_binary_0_1_c_counter_binary_v12_0_12
     port map (
      CE => CE,
      CLK => CLK,
      L(15 downto 0) => B"0000000000000000",
      LOAD => '0',
      Q(15 downto 0) => Q(15 downto 0),
      SCLR => SCLR,
      SINIT => '0',
      SSET => '0',
      THRESH0 => NLW_U0_THRESH0_UNCONNECTED,
      UP => '1'
    );
end STRUCTURE;
